SiHuaN ada4f7cffc [RISCV][P-ext] Improve RV64 v2i16 reverse codegen (#208664) ... On RV64, v2i16 is widened to v4i16 before shuffle lowering. Recognize the widened low-half reverse and select ppairoe.h directly instead of rev16 followed by srli.		2026-07-13 22:22:38 +08:00
..
amdgpu	[Clang][AMDGPU] Use 32-bit index for SWMMAC builtins (#129101)	2025-02-27 23:28:48 -05:00
debuginfo-tests	[Dexter] Switch to using script-mode by default (#204369)	2026-07-03 09:19:30 +01:00
dtlto	[DTLTO] Do not serialize inputs that hit in the ThinLTO cache (#204104)	2026-06-26 16:03:36 +01:00
intrinsic-header-tests	[RISCV][P-ext] Improve RV64 v2i16 reverse codegen (#208664)	2026-07-13 22:22:38 +08:00
tools/llvm-objdump/ARM	[llvm-objdump][ARM] Find ELF file PLT entries for arm, thumb (#130764)	2025-03-26 20:18:23 +01:00
veclib	Update veclib-sincos.c test checks (NFC) (#175221)	2026-01-09 18:48:52 +00:00
CMakeLists.txt	[Dexter] Require lldb-dap for Dexter and log when Dexter is disabled (#206734)	2026-06-30 15:08:10 +01:00
lit.cfg.py	[Dexter] Require lldb-dap for Dexter and log when Dexter is disabled (#206734)	2026-06-30 15:08:10 +01:00
lit.site.cfg.py.in	[DTLTO][Windows] Expand short 8.3 form paths in ThinLTO module IDs (#178303)	2026-02-11 21:20:25 +00:00